

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Philip PAN et al.

Application No.:

Filed:

For: MULTIPLE DATA RATE
INTERFACE ARCHITECTURE

Examiner:

Art Unit:

**INFORMATION DISCLOSURE
STATEMENT UNDER 37 CFR §1.97 and
§1.98**

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:


The references cited on attached form PTO/SB/08A and PTO/SB/08B are being called to the attention of the Examiner. In accordance with 37 CFR §1.98(d), copies of the references can be found in Application No. 10/038,737, filed 01/02/02 (Attorney Docket No. 15114-054410). It is respectfully requested that the cited references be expressly considered during the prosecution of this application, and the references be made of record therein and appear among the "references cited" on any patent to issue therefrom.

As provided for by 37 CFR 1.97(g) and (h), no inference should be made that the information and references cited are prior art merely because they are in this statement and no representation is being made that a search has been conducted or that this statement encompasses all the possible relevant information.

Applicant believes that no fee is required for submission of this statement. However, if a fee is required, the Commissioner is authorized to deduct such fee from the

undersigned's Deposit Account No. 20-1430. Please deduct any additional fees from, or credit any overpayment to, the above-noted Deposit Account.

Respectfully submitted,



Babak S. Sani
Reg. No. 37,495

TOWNSEND and TOWNSEND and CREW LLP
Two Embarcadero Center, 8th Floor
San Francisco, California 94111-3834
Tel: 415-576-0200
Fax: 415-576-0300
BSS:deb
SF 1478030 v1

Substitute for form 1449A/PTO				Complete if Known	
				Application Number	
				Filing Date	
				First Named Inventor	Pan, Phillip
				Art Unit	
				Examiner Name	
Sheet	1	of	2	Attorney Docket Number	015114-054411US

U.S. PATENT DOCUMENTS

Examiner Initials*	Cite No. ¹	Document Number		Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code ² (if known)			
AA		US-5,555,214		09-10-1996	Sung et al.	
AB		US-5,633,830		05-27-1997	Sung et al.	05-27-1997
AC		US-5,764,080		09-01-1998	Huang et al.	06-09-1998
AD		US-5,802,540		09-01-1998	Sung et al.	09-01-1998
AE		US-5,828,229		10-27-1998	Cliff et al.	10-27-1998
AF		US-5,970,255		10-19-1999	Tran et al.	10-19-1999
AG		US-6,011,744		01-04-2000	Sample et al.	01-04-2000
AH		US-6,049,255		04-11-2000	Hagberg et al.	04-11-2000
AI		US-6,100,713		08-08-2000	Kalb et al.	08-08-2000
AJ		US-6,128,692		10-03-2000	Sung et al.	10-03-2000
AK		US-6,147,520		11-14-2000	Kothandaraman et al.	11-14-2000
AL		US-6,236,231		05-22-2001	Nguyen et al.	05-22-2001
AM		US-6,252,419		06-26-2001	Sung et al.	06-26-2001
AN		US-6,100,713		08-08-0000	Kalb et al.	Aug. 8, 2000
AO		US-6,147,520		11-14-00	Kothandaraman et al.	Nov. 14, 2000
AP						
AQ						
AR						
AS						
AT						

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Cite No. ¹	Foreign Patent Document			Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ⁶
		Country Code ³	Number ⁴	Kind Code ⁵ (if known)				
AU								<input type="checkbox"/>
AV								<input type="checkbox"/>
AW								<input type="checkbox"/>
AX								<input type="checkbox"/>
AY								<input type="checkbox"/>
AZ								<input type="checkbox"/>
BA								<input type="checkbox"/>
BB								<input type="checkbox"/>

Examiner Signature	Date Considered
--------------------	-----------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹ Applicant's unique citation designation number (optional). ² Kind Codes of U.S. Patent Documents at www.uspto.gov or MPEP 901.04. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Substitute for form 1449B/PTO				Complete if Known	
				Application Number	
				Filing Date	
				First Named Inventor	Pan, Phillip
				Art Unit	
				Examiner Name	
Sheet	2	of	2	Attorney Docket Number	015114-054411US

NON PATENT LITERATURE DOCUMENTS				
Examiner Initials *	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.		T ²
	BC	MICHAEL B. BENDAK et al., "CMOS VLSI Implementation of Gigabyte/Second Computer Network Links", IEEE, 1996		
	BD	"Virtex-II 1.5V Field-Programmable Gate Arrays", XILINX, DS031-2 (v1.5), April 2, 2001		
	BE	ANDREA BONI et al., "LVDS I/O Interface for Gb/s-per-Pin Operation in 0.35- μ m CMOS" IEEE Journal of Solid-State Circuits, vol. 36, no. 4, April 2001		
	BF	"APEX II Programmable Logic Device Family", Altera Corporation, May 2001		
	BG	"APEX 20K Programmable Logic Device Family", Altera Corporation, May 2001		
	BH	LVDS I/O Interface for Gb/s-per-Pin Operation in 0.35- μ m CMOS, Boni, et al., IEEE Journal of Solid-State Circuits, Vol. 36, No. 4, April 2001		
	BI	CMOS VLSI Implementation of Gigabyte/Second Computer Network Links, Bendak et al., Dept. of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA 92093-0407, IEEE International Symposium on Circuits and Systems, 1996		
	BJ	APEX II Programmable Logic Device Family, A-DS-APEXII-1.1, ver. 1.1, May 2001, Altera Corporation, San Jose, CA		
	BK	APEX 20K Programmable Logic Device Family, A-DS-APEX20K-03.7, ver. 3.7, May 2001, Altera Corporation, San Jose, CA		
	BL	Virtex-II 1.5V Field-Programmable Gate Arrays, DS031-2 (v1.5), April 2, 2001, Xilinx, Incorporated, San Jose, CA		
	BM			

Examiner Signature	Date Considered
--------------------	-----------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 120 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.
SF 1478030 v1